

BE-S1000 PROGRAMMING GUIDE

List of Volumes

	Volume	Title	Pages	Status
1	1	General Description		
2	2	Memory Map	14	Release Candidate
3	3	Interrupts	49	Draft
SoC Interconnects				
4	4.1	Network Interconnect (NIC)	36	Release Candidate
5	4.2	Coherent Mesh Network (CMN)	48	Draft
System Debug				
6	5	CoreSight Subsystem		
System Monitoring and Management				
7	6.1	Local Clock and Reset Unit (LCRU)	458	Draft
8	6.2	Process, Voltage and Temperature (PVT) Sensors	24	Release Candidate
Memory Management				
9	7.1	DDR4 Memory Controller	315	Release Candidate
10	7.2	DDR PHY		
11	7.3	System Memory Management Unit (SMMU)	34	Release Candidate
Connectivity & Mass Storage				
12	8.1	PCIe RootComplex Controller	488	Release Candidate
13	8.2	PCIe Dual Mode (CCIX/RC) Controller		In the pipeline
14	8.3	PCIe Subsystem APB Bridge	113	Release Candidate
15	8.4	PCIe PHY	282	Release Candidate
16	8.5	1Gb Ethernet MAC (GMAC)	155	Release Candidate
17	8.6	USB 2.0 Controller	42	Release Candidate
Timers				
18	9.1	Cortex-A75 Timers		
19	9.2	Peripheral Timers		
20	9.3	Watchdog Timer	26	Release Candidate
Low Speed Peripherals				
21	10.1	I2C/System Management Bus Controller (I2C/SMBus)	127	Draft
22	10.2	Quad Serial Peripheral Interface (qSPI)	69	Draft
23	10.3	Enhanced Serial Peripheral Interface (eSPI)		In the pipeline
24	10.4	Universal Asynchronous Receiver/Transmitter, Type «A»	33	Draft
25	10.5	Universal Asynchronous Receiver/Transmitter, Type «S»		In the pipeline
26	10.6	General Purpose Input/Output (GPIO)	29	Release Candidate

Total 2342